## A Programming Model for Reconfigurable Computing Based in Functional Concurrency

Bill Harrison, Ian Graves, Adam Procter, Michela Becchi, & Gerard Allwein ReCoSoC 2016

## Mission/Safety-critical, \*Reconfigurable\* Systems

Highly (Re)configurable Architectures/FPGAs

- Many Specially Tailored, "One Off" Components
- Reuse of Off-the-shelf components
- "Mix and Match" comes to Hardware
- ► Challenge: High Assurance in this environment
  - Want the flexibility and speed of development
  - ...but also need formal guarantees of security & safety for critical systems

## Mission/Safety-critical, \*Reconfigurable\* Systems

Highly (Re)configurable Architectures/FPGAs

- Many Specially Tailored, "One Off" Components
- Reuse of Off-the-shelf components
- "Mix and Match" comes to Hardware
- ► Challenge: High Assurance in this environment
  - Want the flexibility and speed of development
  - ...but also need formal guarantees of security & safety for critical systems
- Unpleasant Reality: Traditional HW Verification cannot cope with "Mix & Match"
  - ► Too slow & expensive for "one off" components
  - ► Why? Time spent "formalizing" hardware design

## Language-based Approach to High Assurance Hardware

- "The Three P's"
  - DSLs & Language Virtualization
  - Delite [Olukoton,lenne]
- ReWire
  - Fourth P: Provability
  - Rigorous Semantics supports High Assurance
    - Security & Safety Properties
    - Formal Methods Productivity



## Focus on Productivity

A Programming Model for Reconfigurable Computing Based in Functional Concurrency

- ► Recent Work:
  - Provability [FPT15]
  - Performance [ARC15]
  - Portability [LCTES15]
- ► Software Engineering "Virtues"
  - Abstraction, Modularity, Program Comprehension, etc.
  - ReWire
    - Functional Language supporting Concurrency
    - ...thereby common concurrency templates



Background

## ReWire Functional Hardware Description Language



- Inherits Haskell's good qualities
  - ► Pure functions & types, monads, equational reasoning, etc.
  - Formal denotational semantics [HarrisonKieburtz05, Harrison05]
- ► Language design identifies HW representable programs
  - Mainly restrictions on recursion in functions and data
  - Built-in abstractions for clocked/parallel computations
  - ► "Connect Logic": Types & operators for HW abstractions.

## Reasoning about ReWire Programs

Ordinary Equational Reasoning on Functional Programs:

 $e_1 = e_2 = \ldots = e_n$ 

replaces "equals for equals", uses induction/coinduction, etc.

## Reasoning about ReWire Programs

Ordinary Equational Reasoning on Functional Programs:

 $e_1 = e_2 = \ldots = e_n$ 

replaces "equals for equals", uses induction/coinduction, etc.

### Ex: Hardware Verification from [FPT15]

Theorem (Correctness of Iterative Salsa20) For all nonces  $n, n_0, \ldots, n_9 :: W128$  and input streams is of the form [(High, n), (Low, n\_0), ..., (Low, n\_9), ...], then:

## salsa20 n = nth 10 (feed is sls20dev)

ReWire Programming Model

## Abstract Types for Devices

- Built-in Type Dev i o
  - Parameterized by input and output types,
     i and o
- Construct devices by building Dev i o values with constructors
- ReWire compiler translates **Dev i o** into synthesizable VHDL
- Dev i o is a "reactive resumption monad"
  - Algebraic structure for clocked, synchronous parallelism
  - Useful for specifying secure systems [LCTES15,JCS09]



### Constructors for Devices

## Iteration Constructor



iter :: (i -> o) -> o -> Dev i o

### Constructors for Devices

## Parallelism Constructor

### d1 <&> d2





### Constructors for Devices

## Feedback Constructor

### refold out conn d



ReWire Programming Model Implementing Devices

## Representing **Dev** i o as a circuit



#### Mutex

## Mealy Machines

Ex: Mealy Machine for Mutex



Concurrency Templates Mutex

## Implementing Mealy Machines in Connect Logic



Concurrency Templates Mutex

# Implementing Mealy Machines in Connect Logic

### States

data	State	=	Unlocked		LeftLoo	cked	RightLocked
data	Req	=	ReqLock	R	elease	Nu	llReq
data	Rsp	=	LockGrant		Ack	NullRs	sp



Concurrency Templates Mutex

## Implementing Mealy Machines in Connect Logic

### States

data	State	=	Unlocked		LeftLo	cked	RightLocked
data	Req	=	ReqLock	R	elease	Nu	llReq
data	Rsp	=	LockGrant		Ack	NullRs	зр

### Transition Function



Concurrency Templates Mutex

## Implementing Mealy Machines in Connect Logic

### States

data	State	=	Unlocked		LeftLoo	cked	RightLocked
data	Req	=	ReqLock	F	Release	Nul	llReq
data	Rsp	=	LockGrant		Ack	NullRs	sp

### Transition Function



```
delta :: State -> (Req,Req) -> (State, (Rsp,Rsp))
delta Unlocked (RegLock, )
           = (LeftLocked, (LockGrant, NullRsp))
delta Unlocked (_, RegLock)
           = (RightLocked, (NullRsp,LockGrant))
delta Unlocked (_,_)
           = (Unlocked, (NullRsp, NullRsp))
delta LeftLocked (Release,_)
           = (Unlocked, (Ack, NullRsp))
delta LeftLocked ( , )
           = (LeftLocked, (LockGrant, NullRsp))
delta RightLocked (, Release)
           = (Unlocked, (NullRsp,Ack))
delta RightLocked (_,_)
           = (RightLocked, (NullRsp,LockGrant))
```

### **ReWire Device**

```
mutex :: Dev (Reg, Reg) (Rsp, Rsp)
mutex = iterS delta (Unlocked, (NullRsp, NullRsp))
```

Concurrency Templates Triple Modular Redundancy

## Simple Triple Modular Redundancy

The Rule of Three



Concurrency Templates Triple Modular Redundancy

## Simple Triple Modular Redundancy

The Rule of Three



Concurrency Templates Device Synchronization

## Programming Synchronization

Barriers



Concurrency Templates Device Synchronization

## Programming Synchronization

Barriers

**d1** 

Busy

```
data Status a = Busy | Complete a
               barrier :: Dev i1 (Status o1) ->
                           Dev i2 (Status o2) ->
                            Dev (i1,i2) (Status (o1,o2))
               barrier d1 d2 =
                   refold out inp
                           (makeStall d1 <&> makeStall d2)
                 where
       d2
      Complete
                   inp (Busy, Busy) (i1,i2)
                                      = (Continue i1, Continue i2)
                   inp (Complete 1, Busy) (i1, i2)
                                      = (Stall, Continue i2)
                   inp (Busy, Complete r) (i1,i2)
Continue
                                      = (Continue i1, Stall)
                   inp (Complete l, Complete r) (i1, i2)
                                      = (Continue i1, Continue i2)
                   out (Busy,_)
                                                 = Busy
                   out (_, Busy)
                                                 = Busv
                   out (Complete a, Complete b) = Complete (a,b)
```

Concurrency Templates System Integration

A Dual Core System realized in ReWire



```
dlx<sub>ℓ</sub> :: Dev (Instr<sub>ℓ</sub>,Rsp<sub>ℓ</sub>) (Next<sub>ℓ</sub>,Req<sub>ℓ</sub>)
memCtrl :: Dev (Data,Req<sub>H</sub>,Req<sub>L</sub>) (Req,Rsp<sub>H</sub>,Rsp<sub>L</sub>)
memory :: Dev Req Data
system :: Dev (Instr<sub>H</sub>,Instr<sub>L</sub>) (Next<sub>H</sub>,Next<sub>L</sub>)
system =
refold
systemOut
systemIn
(dlx<sub>H</sub> <&> dlx<sub>L</sub> <&> memCtrl <&> memory)
```

Concurrency Templates System Integration

## The Memory Controller Pattern



Concurrency Templates System Integration

## The Memory Controller Pattern



### **Access Policies as Functions**

```
reqMaster = reqMaster_ policyH policyL
reqMaster_ ::
    Policy ->
    Policy ->
    Dev (Req, Req) (Req, (Mask, Mask))
```

## The Memory Controller Pattern



### **Access Policies as Functions**

```
reqMaster = reqMaster_ policyH policyL
reqMaster_ ::
    Policy ->
    Policy ->
    Dev (Req,Req) (Req,(Mask,Mask))
```

## **Memory Controller Device**

Related Work, Summary & Future Work

## Related Work



- ► HW Synthesis from DSLs
  - ► Delite [Olukotun, lenne, et al.]
  - DSLs and Language Virtualization
  - ► The "Three P's" + *Provability*
- ► Functional HDLs
  - ► Chisel, Bluespec, Lava
  - ReWire project motivated by formal methods & security
  - ► ReWire: functional concurrent language
- [Procter et al., 2015;2016] produce a verified secure dual-core processor in ReWire
- Cryptol

Related Work, Summary & Future Work

## Summary, Conclusions & Future Work

- FPGA Programmability: [Andrews15] argues SE virtues precondition for wider adoption of Reconfigurable Tech
  - ► to enable productivity, reuse, scalability
- ► Encapsulated a wide variety of concurrency templates
  - ► Synchronization, Memory Protection, Voting
  - ► Each of which displays Abstraction, Modularity and Comprehensibility
    - ► Enabled by <u>functional</u> HDL ReWire
- Approach relies on semantically-faithful compiler
  - Mechanization in Coq; Compiler Verification
- ► Rewire is open source:

https://github.com/mu-chaco/ReWire

# THANKS!

\* This research supported by the US National Science Foundation CAREER Award #0746509 and the US Naval Research Laboratory.