Background on ReWire

Temporal Staging for Correct-by-Construction Cryptographic Hardware*

Yakir Forman ¹ Bill Harrison ²

¹Two Six Technologies, Inc.

²Idaho National Laboratories

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA) program Data Protection in Virtual Environments (DPRIVE). The views, opinions and/or findings expressed are those of the author(s) and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.





Temporal Staging for Correct-by-Construction Cryptographic Hardware

- Software program transformation approach [Burstall, Dijkstra, Scherlis,...] applied to deriving correct, performant hardware
 - Semantics-preserving transformations: Reference $\rightsquigarrow \ldots \rightsquigarrow Implementation$
- Here, all transformations take place in a functional HLS language
 - Resulting formally verified hardware designs included in FHE accelerators currently being fabricated





Background on ReWire

Temporal Staging for Correct-by-Construction Cryptographic Hardware


- Software program transformation approach [Burstall, Dijkstra, Scherlis,...] applied to deriving correct, performant hardware
 - Semantics-preserving transformations: Reference $\rightsquigarrow \ldots \rightsquigarrow Implementation$
- Here, all transformations take place in a functional HLS language
 - Resulting formally verified hardware designs included in FHE accelerators currently being fabricated
- Meet my coauthor, Yakir Forman (who did 90% of the work): Spring 2022

Localization and Cantor Spectrum for Quasiperiodic Discrete Schrödinger Operators with Asymmetric, Smooth, Cosine-Like Sampling Functions

Yakir Moshe Forman Yale University Graduate School of Arts and Sciences, yakir.forman@yale.edu







- Inherits Haskell's good qualities
 - Pure functions, strong types, monads, equational reasoning, etc.
- ReWire compiler produces Verilog, VHDL, or FIRRTL
- Freely Available: https://github.com/twosixlabs/rewire
- ReWire Formalization in ITP Systems (Isabelle, Coq, Agda)





Carry-Save Addition (CSA) as Pure Function

```
f:: W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)
fabc = ( ((a & b) || (a & c) || (b & c) ) << '0', a \oplus b \oplus c )
```

Running in GHCi

```
ghci> f 40 25 20
(48,37)
ghci> f 41 25 20
(50,36)
```





Carry-Save Addition (CSA) as Pure Function

```
f:: W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)
fabc = ( ((a & b) || (a & c) || (b & c) ) << '0' , a \oplus b \oplus c )
```

CSA Device in ReWire

```
csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = do

i \leftarrow signal (f a b c)

csa i -- N.b., tail-recursive
```



Overview



Conclusions & Future Work

```
Carry-Save Addition (CSA) as Pure Function
```

```
f:: W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)
fabc = ( ((a & b) || (a & c) || (b & c) ) << '0' , a \oplus b \oplus c )
```

CSA Device in ReWire

```
csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = do
i \leftarrow \text{signal } (\textbf{f a b c})
\text{csa } i \qquad -- \text{N.b., tail-recursive}
```

Stream Semantics [NFM23]

```
((40,25,20),(),(0,0)), ((41,25,20),(),(48,37)), ((40,25,20),(),(50,36)), ...
```



Carry-Save Addition (CSA) as Pure Function

```
f:: W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)
fabc = ( ((a & b) || (a & c) || (b & c) ) << '0' , a \oplus b \oplus c )
```

CSA Device in ReWire

```
csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = do i \leftarrow signal (f a b c) csa i -- N.b., tail-recursive
```

Stream Semantics [NFM23]

```
(48,37) = f 40 25 20

((40,25,20),(),(0,0)), ((41,25,20),(),(48,37)), ((40,25,20),(),(50,36)), \dots
```



Carry-Save Addition (CSA) as Pure Function

```
f:: W8 \rightarrow W8 \rightarrow W8 \rightarrow (W8, W8)
fabc = ( ((a & b) || (a & c) || (b & c) ) << '0' , a \oplus b \oplus c )
```

CSA Device in ReWire

```
csa :: (W8, W8, W8) \rightarrow Re (W8, W8, W8) () (W8, W8) () csa (a, b, c) = do i \leftarrow signal (f a b c) csa i -- N.b., tail-recursive
```

ReWire Compiler

- \$ rwc CSA.hs --verilog
- \$ ls -1 CSA.v

-rw-r--r-- 1 william.harrison staff 2159 Nov 14 08:33 CSA.v





"Curried" CSA takes inputs one per cycle

```
data Ans a = DC | Val a -- "don't care" and "valid"

pcsa :: W8 → Re W8 () (Ans (W8, W8)) ()

pcsa a = do

b ← signal DC

c ← signal DC

a' ← signal (Val (f a b c))

pcsa a'
```

Stream Semantics



Overview



Conclusions & Future Work

Mealy Machine

Overview



Corresponding ReWire monad

```
type M s = StateT s Identity
-- ReWire monad
type Re i s o = ReacT i o (M s)
-- consume/produce inputs & outputs synchronously
signal :: o → Re i s o i
```

- Formal Semantics [NFM23] is stream of "snapshots": Stream(i, s, o)
- Staging Functions





Semantics & Staging Functions

Mealy Machine



Corresponding ReWire monad

```
type M s
                = StateT s Identity
 -- ReWire monad
type Re i s o = ReacT i o (M s)
 -- consume/produce inputs & outputs synchronously
signal :: o \rightarrow Re i s o i
```


Correct-by-Construction BLAKE2

- Formal Semantics [NFM23] is stream of "snapshots": Stream (i, s, o)
- Staging Functions
 - (stage x) turns computation x into single cycle of hardware device





Temporal Staging Methodology



- Staging transformation: applying stage functions to parts of reference algorithm
- stage functions are *akin* to lift functions of monad transformers





Temporal Staging Methodology

Imperative Algorithm

- Pseudocode Transliterated to Haskell
- "Imperative" ⇒ use State Monad

Staged Algorithm in ReWire

```
\ a<sub>1</sub> \rightarrow
do

a<sub>2</sub> \rightarrow stage (x<sub>1</sub> a<sub>1</sub>)

a<sub>3</sub> \rightarrow stage (x<sub>2</sub> a<sub>2</sub>)

stage (x<sub>3</sub> a<sub>3</sub>)
```

- Performant HW via ReWire compiler
- Coq Theorems relate stage(x_i) to x_i





Background

- Cryptographic hash function
 - Input: message blocks of 16 64-bit words
 - Output: 8 64-bit words
- Can be used for pseudorandom number generation, e.g., in openFHE library
- Defined as imperative pseudocode in
 - RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function





Correct-by-Construction BLAKE2

0.0000

Cryptographic Functions in ReWire

Functions are just Functions

Blake2 Mixing Function Pseudocode *

```
FUNCTION G(v[0..15], a, b, c, d, x, y)
    v[a] := (v[a] + v[b] + x) \mod 2**w
    v[d] := (v[d] ^ v[a]) >>> R1
    v[c] := (v[c] + v[d])
                              mod 2**w
    v[b] := (v[b] ^ v[c]) >>> R2
    v[a] := (v[a] + v[b] + y) \mod 2**w
    v[d] := (v[d] ^ v[a]) >>> R3
                              mod 2**w
    v[c] := (v[c] + v[d])
    v[b] := (v[b] ^ v[c]) >>> R4
    RETURN v[0..15]
END FUNCTION.
```

*RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function





Functions are just Functions

Overview

```
Blake2 Mixing Function Pseudocode *
                                            Reference in ReWire (pretty printed by hand)
                                            G :: Req \rightarrow Req \rightarrow Req \rightarrow Req \rightarrow Req \rightarrow M ()
FUNCTION G(v[0..15], a, b, c, d, x, y)
                                            Gabcdxv = do
    v[a] := (v[a] + v[b] + x) \mod 2**w
                                                 a \le = a + b + x
    v[d] := (v[d] ^ v[a]) >>> R1
                                                 d \le = (d ^ a) >>> R1
    v[c] := (v[c] + v[d])
                               mod 2**w
    v[b] := (v[b] ^ v[c]) >>> R2
                                                 c \le = c + d
    v[a] := (v[a] + v[b] + y) \mod 2**w
                                                 b \le = (b \land c) >>> R2
    v[d] := (v[d] ^ v[a]) >>> R3
                                                 a \le = a + b + v
    v[c] := (v[c] + v[d])
                              mod 2**w
    v[b] := (v[b] ^ v[c]) >>> R4
                                                 d \le (d ^ a) >>> R3
                                                 c \le = c + d
    RETURN v[0..15]
                                                 b \le (b ^ c) >>> R4
END FUNCTION.
```

*RFC 7693: BLAKE2 Cryptographic Hash and Message Authentication Function





Screenshot from RFC7693, Appendix A

BLAKE2b-512("abc") = BA 80 A5 3F 98 1C 4D 0D 6A 27 97 B6 9F 12 F6 E9 4C 21 2F 14 68 5A C4 B7 4B 12 BB 6F DB FF A2 D1 7D 87 C5 39 2A AB 79 2D C2 52 D5 DE 45 33 CC 95 18 D3 8A A8 DB F1 92 5A B9 23 86 ED D4 00 99 23





Checking against RFC7369

Screenshot from RFC7693, Appendix A

```
BLAKE2b-512("abc") = BA 80 A5 3F 98 1C 4D 0D 6A 27 97 B6 9F 12 F6 E9
                     4C 21 2F 14 68 5A C4 B7 4B 12 BB 6F DB FF A2 D1
                     7D 87 C5 39 2A AB 79 2D C2 52 D5 DE 45 33 CC 95
                     18 D3 8A A8 DB F1 92 5A B9 23 86 ED D4 00 99 23
```

Run Tests in Haskell

```
$ ghci Blake2b-reference.hs
ghci> BLAKE2b 512 "abc"
```

BA 80 A5 3F 98 1C 4D 0D 6A 27 97 B6 9F 12 F6 E9 4C 21 2F 14 68 5A C4 B7 4B 12 BB 6F 7D 87 C5 39 2A AB 79 2D C2 52 D5 DE 45 33 CC 95 18 D3 8A A8 DB F1 92 5A B9 23 86 ED D4 00 99 23





Blake2 Function Pseudocode*

```
FUNCTION F ( h[0..7], m[0..15], t, f )
       // Initialize local work vector v[0..15]
       v[12] := v[12] ^ (t mod 2**w)
       v[13] := v[13] ^ (t >> w)
       IF f = TRUE THEN
          v[14] := v[14] ^ 0xFF..FF
       END IF.
       // Cryptographic mixing
       FOR i = 0 TO 7 DO
       | h[i] := h[i] ^ v[i] ^ v[i + 8]
       END FOR.
       RETURN h[0..7]
END FUNCTION.
```

Reference Algorithm

```
F :: W 128 \rightarrow Bit \rightarrow M ()
F t f = do
             init work vector
             V12 <== V12 ^ lowword t
             V13 <== V13 ^ highword t
             if f then
                  V14 \le = V13 ^ 0xF...F
                else
                  return ()
             cryptomixing
             xor two halves
```





Blake2 Function Pseudocode*

```
FUNCTION F ( h[0..7], m[0..15], t, f )
       // Initialize local work vector v[0..15]
       v[12] := v[12] ^ (t mod 2**w)
       v[13] := v[13] ^ (t >> w)
       IF f = TRUE THEN
          v[14] := v[14] ^ 0xFF..FF
       END IF.
       // Cryptographic mixing
       FOR i = 0 TO 7 DO
       | h[i] := h[i] ^ v[i] ^ v[i + 8]
       END FOR.
       RETURN h[0..7]
END FUNCTION.
```

Staged Algorithm

```
F :: W 128 \rightarrow Bit \rightarrow Re ()
F t f = do
    stage $ init work vector
             V12 <== V12 ^ lowword t
             V13 <== V13 ^ highword t
             if f then
                  V14 \le = V13 ^ 0xF...F
               else
                  return ()
    stage
             cryptomixing
    stage
             xor two halves
```





Staging Theorems

Overview

Theorem (Staging Theorem)

For all snapshots (i, s, o) and input streams $(i' \triangleleft is)$,

- Each flavor of stage has a similar theorem
- All are formalized and proved in Coq

*The symbol ⊲ is stream "cons".





Correctness Theorem*

- refb2b: reference version of BLAKE2b
- cycle formalizes the action of the device on a single input
- Let staged be the unrolling:

Theorem (Correctness)

Staged and Reference Algorithms compute identical values on identical inputs; i.e.,

$$o = a$$


where

$$\begin{array}{lll} (\textbf{a}\,,\,_) &= \texttt{runST}\,(\texttt{refb}2\texttt{b}\,(\texttt{m}_0,\,\texttt{m}_1,\,\texttt{m}_2,\,\texttt{m}_3,\,\texttt{p}))\,\texttt{s} \\ (\underbrace{-\,\triangleleft\,\ldots\,\triangleleft\,_}_{\texttt{wait}\,6\,\,\texttt{cycles}} \triangleleft\,(_,_,\texttt{o})) = & \texttt{[staged]}\,\,(\texttt{i},\,\texttt{s},\,\texttt{o})\,(\texttt{m}_0\,\triangleleft\,\texttt{m}_1\,\triangleleft\,\texttt{m}_2\,\triangleleft\,\texttt{m}_3\,\triangleleft\,\texttt{p}\,\triangleleft\,\texttt{is}) \\ \end{array}$$





Summary, Conclusions, & Future Work



Hardware Verification in the large

- DARPA DPRIVE Project with Duality; starting Phase 3
- Verifying Aggressively Optimized Hardware Accelerators for FHE
- See Formalized High Level Synthesis with Applications to Cryptographic Hardware [NASA Formal Methods 2023] for semantics, etc.

IEEE Spectrum 12/22/23





Summary

- Functional HLS is a vector for transferring software science to hardware design
- Temporal Staging slices computations by clock cycle, whereas classic SW staging separates static from dynamic [Scherlis, Taha,...]
- Related Work
 - Previous work [NFM23] used ReWire to model/verify complex, highly optimized Verilog designs for FHE
 - Here, we use ReWire for design, formal verification, and implementation
- Performance
 - Extensive performance evaluation TBD
 - ...although individual designs (e.g., BLAKE2b) are sufficiently performant [Moore23] to be included with ASICs currently in fabrication
- Future Work
 - At Two Six, other crypto algorithms (e.g., AES256) have been implemented & formally verified using Temporal Staging in ReWire





Background on ReWire

Temporal Staging Methodology

Correct-by-Construction BLAKE2

THANKS!





Conclusions & Future Work

000